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Abstract—In this work, we present a study of the leakage
power modeling techniques commonly used in the architecture
community. We further provide an analysis of the error in leakage
power estimation using the various modeling techniques. We
strongly believe that this study will help researchers determine
an appropriate leakage model to use in their work, based on the
desired modeling accuracy and speed.
I. INTRODUCTION
Leakage power is now a significant part of modern sub-
micron devices. Subthreshold leakage power dominates the
total leakage power and is also very strongly dependent on
temperature. As a result, several areas of architectural design
and optimization require a leakage model. The requirements
of all such areas vary immensely. For instance, in the early
stages of the design process, the modeling accuracy is not
of much importance, however the modeling speed is of
great importance. Due to an insufficient awareness of the
less complex leakage models possible, researchers often skip
modeling leakage power completely, or use overly simplistic
assumptions. As a result, we present a study of the various
leakage models commonly used in the architecture community,
along with the speed and accuracy of each model. Our goal is
to enable researchers determine an appropriate leakage model
that meets their requirements.
II. METHODOLOGY
In this section, we first present the leakage power obtained
using the BSIM 4 equation. SPICE simulation results for 28
nm bulk CMOS technology are presented next, followed by
SPICE simulation results for a 7nm FinFET using predictive
models. Next we present a review of the prevalent leakage
models, and analyse these models.
A. BSIM Equation
The standard subthreshold leakage power is given by the
simplified BSIM 4 equation [1]:
Pleak ∝ v2T ∗ e
VGS−Vth−Voff
η∗vT (1− e
−VDS
vT ) (1)
where, vT is the thermal voltage (kT/q), Vth is the threshold
voltage, Voff is the offset voltage in the sub-threshold region
and η is a constant.
Equation 1 clearly shows that the leakage power is ex-
ponentially dependent on temperature. However, modeling
an exponential relationship is very complex; hence several
approximations to the BSIM equation have been proposed to
reduce the modeling complexity.
We too used the BSIM equation to model leakage power
within the standard operating range of real ICs (40◦C to 80◦C
), using the set of parameters listed in Table I. We also used
a linear approximation to find out the error obtained with
respect to the speed up gained. The value of the constant of
proportionality has been set such that the leakage power at
ambient temperature (45◦C ) is 0.1 W . Next we fit a linear
model (regression line) to the results obtained.
TABLE I
PARAMETERS USED FOR CALCULATING LEAKAGE USING THE BSIM
EQUATION
Parameter Value
Tamb 318.15 K
VGS = VDS 0.7 V
Vth 0.15− 0.004 ∗ (T − Tamb) V
Voff 0.0024 V
η 2
Pleak0 0.1 W
. The leakage power obtained using the BSIM equation,
along with those with a linear approximation is shown in
Figure 1. The percentage error obtained using the linear
approximation is shown in Figure 2.
Table II lists the computation time obtained for a linear
leakage model, a quadratic model and the complete BSIM
equation, for a temperature values between 40 and 80◦C ,
with increments of 0.1◦C .
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Fig. 1. Leakage power vs temperature using the BSIM equation
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Fig. 2. Percentage error with linear leakage using the BSIM equation
TABLE II
COMPUTATION TIME FOR THE BSIM MODEL AND ITS APPROXIMATIONS
Model Computation Time (us)
BSIM Equation 74.18
Linear approximation 18.73
Quadratic approximation 21.95
Thus we conclude that a linear leakage model introduces an
error of less than 5%, and maybe sufficient for the early stages
of the design process, where the accuracy is not of primary
concern.
B. SPICE Simulation Results
We computed the leakage versus temperature characteristics
of a 28nm HVT and LVT UMC MOSFET using SPICE
simulations. ‘ Figures 3 to 6 show the leakage-temperature
characteristics and the percent error obtained using a linear
model (regression line).
We also simulated a 7 nm multifin device using predictive
models [2]. The leakage versus temperature characteristics and
the percentage error with a linear leakage model is given by
Figures 7 and 8.
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Fig. 3. Leakage power vs temperature for a 28 nm HVT MOSFET
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Fig. 4. Percentage error with a linear leakage model for a 28 nm HVT
MOSFET
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Fig. 5. Leakage power vs temperature for a 28 nm LVT MOSFET
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Fig. 6. Percentage error with a linear leakage model for a 28 nm LVT
MOSFET
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Fig. 7. Leakage power vs temperature for a 7 nm FinFET
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Fig. 8. Percentage error with linear leakage for a 7 nm FinFET
III. A REVIEW OF LEAKAGE RELATED PAPERS
A. Linear Models
Liu et al.[3] have linearized the BSIM leakage current equa-
tion around a reference temperature Tref using the following
equation:
Ileak =Igate +As
W
L
(
k
q
)
2
∗ e
q(VGS−Vth)
ηkTref
×
(
Tref
2 +
(
2Tref − q(VGS − Vth)
ηk
)
(T − Tref )
)
(2)
They have compared their results with two circuits: a combina-
tional circuit benchmark C7552 and an SRAM, using HSPICE
simulations for a 65 nm technology. The authors conclude that
the linear model is sufficiently accurate within the operating
range of ICs. To further improve the accuracy, they use a
piecewise linear model. For three or more segments in the
piece wise linear model, they found the maximum error to be
less than 0.69%. These results show that a piecewise linear
model with a small number of segments is highly accurate.
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Fig. 9. Leakage estimation error as a function of the number of segments
(adapted from [[3]])
B. Exponential Models
1) Martinez et al. [4] use an IR camera to obtain thermal
images and then map the power to temperature. They
use the following equation to model leakage power:
Pleak = c0T
2e(
c1
T )(1− e c2T ) (3)
To determine the constants c0, c1 and c2, as well as the
dynamic power, the authors use genetic algorithms.
2) Singla et al. [5] have simplified the leakage current using
the following equation:
Ileak = c0T
2e(
c1
T ) + Igate (4)
To find the constants, the authors kept their platform
in a furnace. The authors ran a light workload on the
big core with fixed f and VDD such that the dynamic
power did not increase the temperature. They varied
4the temperature profile from 40◦C to 80◦C in steps
of 10◦C . These power measurements were used to
find the constants and model the leakage power. The
leakage power obtained and the error percent with a
linear leakage model is shown in Figure 10 and 11.
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Fig. 10. Leakage power vs temperature (adapted from [5])
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Fig. 11. Percentage error with a linear leakage model (calculated on the basis
of results in [5])
C. Higher Order Polynomial Models
1) Biswas et al. [6] perform HSPICE simulations for an
SRAM cell at 32nm technology node to model the
leakage power relative to 298K. They find that a third-
order leakage model keeps the error rate below 0.25%.
D. Recent Methods: Variation of linear models
1) Wan et al. [7] consider subthreshold leakage as a linear
function of temperature around a local reference tem-
perature. The reference temperature is updated when the
node temperature differs from the reference temperature
by a fixed value (taken as 10◦C ). When the authors use
a single reference temperature for the entire range, they
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Fig. 12. Leakage power vs temperature (adapted from [6])
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Fig. 13. Percentage error with a linear leakage model (calculated on the basis
of results in [6])
report a maximum error of 1.34◦C in the temperature
calculation, and an error of 3.9% for power calculation.
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Fig. 14. Leakage power vs temperature (adapted from [7])
2) Wang et al. [8] linearize leakage using multiple expan-
sion points using an equation similar to Equation 2.
To compare the accuracy of using multiple expansion
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Fig. 15. Percentage error with a linear leakage model (calculated on the basis
of results in [7])
points, they compare their results with TILTS, in which
they have implemented a linear leakage model with a
single expansion point. The maximum error obtained in
temperature estimation using TILTS with linear leakage
was 6.45 ◦C with an average error of 0.83 ◦C . Their
modified model gave a maximum error of 3.96 K, with
average error of 0.17 K.
3) Yan et al. [9] propose a leakage aware analytical thermal
modeling technique for 3D chips assuming a linear
leakage model. Their leakage model uses a different
expansion point for each grid in the model. A coarse
thermal simulation is first performed to estimate the
expansion points. To further improve the accuracy, they
introduce an additional term for higher order coefficients
of leakage power. This term is determined iteratively.
The authors show that using a uniform linear leakage
model, an error of upto 12.67K can be obtained. The
authors also show that even the linear model with
multiple expansion points has large errors, while their
corrected linearized model is very accurate.
IV. TIMING ANALYSIS OF THE DISCUSSED APPROACHES
We have implemented the techniques discussed in this paper
to evaluate the time complexity of these techniques. Table III
lists the time taken to run the mentioned technique using
Matlab on an Intel i7 Desktop running Windows 8.
TABLE III
COMPUTATION TIME FOR VARIOUS MODELS
Model Computation Time (us)
Linear around a reference temperature
(Equation 2)
19.53
Exponential model 1 (Equation 4) 39.08
Exponential model 2 (Equation 3) 52.34
Biswas et al. [6] quadratic model 20.93
Biswas et al. [6] cubic model 25.51
Biswas et al. [6] fourth degree model 80.04
As we can see from Table III, the time complexity varies
greatly based on the type of leakage model used. The dif-
ference between the complexity of a linear and a piecewise
linear model is not much. However, when a simple exponential
model is used (like that in Equation 4), the time complexity
becomes over twice that of a linear model. Also, the error
rate using a simple linear model is less than 6% in most of
the cases, which might be sufficient for the early stages of the
design process. As stated by Liu et al. [3], using a piecewise
linear model with just three segments can bring down the error
rate to under 1%. Biswas et al. [6] state that a third order
leakage model keeps the error rate below 0.25%. However,
our simulation results show that this comes at the cost of a
36% increase in time complexity. We found the error using
a quadratic model to be under 1%, with a 12% increase in
time complexity. Hence we believe that a piecewise linear
or a quadratic model should suffice even for high accuracy
applications.
V. CONCLUSION
In this paper we have discussed the various leakage power
estimation techniques used in the Architecture community, and
their time complexity and accuracy. We have concluded that
a simple linear model provides an accuracy of over 94% for
most cases, and may suffice in the early stages of the design
process. For further improving the accuracy, a piecewise linear
model may be used, which brings the accuracy to over 99%.
A quadratic model provides an an accuracy of over 99.3%,
with a 12% increase in time complexity, which should be
sufficient for almost all applications. A simple exponential
model increases the time complexity by over 100% and seems
to be an overkill.
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